Breaking

Post Top Ad

Friday, December 3, 2021

Govt has Rs 100 crore budget for chip design related activities this fiscal: IT Minister Ashwini Vaishnaw

Currently, semiconductor wafer fabrication facilities for strategic requirements are available at SemiConductor Laboratory (SCL), Mohali; Gallium Arsenide Enabling Technology Centre (GAETEC), Hyderabad and Society for Integrated Circuit Technology and Applied Research (SITAR), Bengaluru, the minister said.

from Latest Telecom News | Latest Telecom Industry News, Information and Update: ET Telecom : ETTelecom.com https://ift.tt/3IlDyfh

No comments:

Post a Comment

Post Top Ad